Skip to content

Conversation

bigPYJ1151
Copy link
Member

@bigPYJ1151 bigPYJ1151 commented Jun 30, 2025

Essential Elements of an Effective PR Description Checklist

  • The purpose of the PR, such as "Fix some issue (link existing issues this PR will resolve)".
  • The test plan, such as providing test command.
  • The test results, such as pasting the results comparison before and after, or e2e results
  • (Optional) The necessary documentation update, such as updating supported_models.md and examples for a new model.

Purpose

Update the CPU backend custom ops include:

  • Optimize shared-memory based AllReduce
  • Adapt small-batch optimized GEMM and Grouped-GEMM for linear layers and MoE layers, from sglang-cpu
  • Enable corresponding tests
  • Update doc

Test Plan

Test Result

(Optional) Documentation Update

Signed-off-by: jiang1.li <jiang1.li@intel.com>
Signed-off-by: jiang1.li <jiang1.li@intel.com>
Signed-off-by: jiang1.li <jiang1.li@intel.com>
Signed-off-by: jiang1.li <jiang1.li@intel.com>
Signed-off-by: jiang1.li <jiang1.li@intel.com>
@mergify mergify bot added documentation Improvements or additions to documentation ci/build labels Jun 30, 2025
Copy link
Contributor

@gemini-code-assist gemini-code-assist bot left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Summary of Changes

Hello @bigPYJ1151, I'm Gemini Code Assist1! I'm currently reviewing this pull request and will post my feedback shortly. In the meantime, here's a summary to help you and other reviewers quickly get up to speed!

This pull request updates the CPU backend with several optimizations, including improvements to AllReduce, GEMM, and Grouped-GEMM operations. It also adds support for AVX512-BF16 and AVX512VNNI instruction sets, along with corresponding tests and documentation updates. The changes aim to improve the performance and efficiency of the CPU backend, especially for small-batch sizes and MoE layers.

Highlights

  • CPU Backend Optimization: Optimized shared-memory based AllReduce for CPU backend.
  • GEMM and Grouped-GEMM Adaptation: Adapted small-batch optimized GEMM and Grouped-GEMM from sglang-cpu for linear and MoE layers.
  • AVX512-BF16 and AVX512VNNI Support: Added support for AVX512-BF16 and AVX512VNNI instruction sets, including detection and compilation flags.
  • Test Updates: Enabled corresponding tests for the new CPU backend features.
  • Buildkite Configuration: Increased the timeout for CPU tests in Buildkite to 1.5 hours.
Using Gemini Code Assist

The full guide for Gemini Code Assist can be found on our documentation page, here are some quick tips.

Invoking Gemini

You can request assistance from Gemini at any point in your pull request via creating an issue comment (i.e. comment on the pull request page) using either /gemini <command> or @gemini-code-assist <command>. Below is a summary of the supported commands.

Feature Command Description
Code Review /gemini review Performs a code review for the current pull request in its current state.
Pull Request Summary /gemini summary Provides a summary of the current pull request in its current state.
Comment @gemini-code-assist Responds in comments when explicitly tagged, both in issue comments and review comments.
Help /gemini help Displays a list of available commands.

Customization

To customize Gemini Code Assist for GitHub experience, repository maintainers can create a configuration file and/or provide a custom code review style guide (such as PEP-8 for Python) by creating and adding files to a .gemini/ folder in the base of the repository. Detailed instructions can be found here.

Limitations & Feedback

Gemini Code Assist is currently in preview and may make mistakes. Please leave feedback on any instances where its feedback is incorrect or counter productive. You can react with 👍 and 👎 on @gemini-code-assist comments to provide feedback.

You can also get AI-powered code generation, chat, as well as code reviews directly in the IDE at no cost with the Gemini Code Assist IDE Extension.

Footnotes

  1. Review the Privacy Notices, Generative AI Prohibited Use Policy, Terms of Service, and learn how to configure Gemini Code Assist in GitHub here. Gemini can make mistakes, so double check it and use code with caution.

Copy link
Contributor

@gemini-code-assist gemini-code-assist bot left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Code Review

This pull request introduces optimizations for CPU inference by integrating custom kernels from sglang for small-batch GEMM and MoE operations, and refactors the shared memory communication layer. The changes are substantial and well-executed. My review includes suggestions for removing debug code, improving code comments for the new synchronization logic, and adding user-friendly checks for the new kernel requirements. Overall, this is a great enhancement for vLLM's CPU backend.

Comment on lines +237 to +265
inline void print_16x32i(const __m512i x) {
int32_t a[16];
_mm512_storeu_si512((__m512i *)a, x);

for (int i = 0; i < 16; i++){
std::cout << a[i] << " ";
}
std::cout << std::endl;
}

inline void print_16x32(const __m512 x) {
float a[16];
_mm512_storeu_ps((__m512 *)a, x);

for (int i = 0; i < 16; i++){
std::cout << a[i] << " ";
}
std::cout << std::endl;
}


inline void print_32x8u(const __m256i x) {
uint8_t a[32];
_mm256_storeu_si256((__m256i *)a, x);

for (int i = 0; i < 32; ++i) {
std::cout << int32_t(a[i]) << " ";
}
std::cout << std::endl;
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

medium

These debug print functions should be removed before merging. The TODO comment indicates they are temporary. Leaving them in adds unnecessary code to the binary and could be confusing for future maintenance.

Comment on lines +555 to +557
if (envs.VLLM_CPU_SGL_KERNEL
and torch._C._cpu._is_amx_tile_supported()
and dtype == torch.bfloat16):
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

medium

The SGL kernels have alignment requirements for the weight tensor dimensions. Add checks here for the MoE layer weights (w13_weight and w2_weight) to ensure their dimensions are divisible by the required tile sizes (e.g., 32).

This would provide a more user-friendly warning if the model is not compatible, rather than failing with a TORCH_CHECK from the C++ code.

Suggested change
if (envs.VLLM_CPU_SGL_KERNEL
and torch._C._cpu._is_amx_tile_supported()
and dtype == torch.bfloat16):
if (envs.VLLM_CPU_SGL_KERNEL
and torch._C._cpu._is_amx_tile_supported()
and dtype == torch.bfloat16):
_, N2, K = layer.w13_weight.shape
N = N2 // 2
if K % 32 != 0 or N % 32 != 0:
logger.warning(
"CPU SGL kernels for MoE require K and N dims to be multiples of 32. "
"Disabling SGL kernels.")
layer.cpu_fused_moe = cpu_fused_moe.IPEXFusedMOE(layer)
return

Copy link

👋 Hi! Thank you for contributing to the vLLM project.

💬 Join our developer Slack at https://slack.vllm.ai to discuss your PR in #pr-reviews, coordinate on features in #feat- channels, or join special interest groups in #sig- channels.

Just a reminder: PRs would not trigger full CI run by default. Instead, it would only run fastcheck CI which starts running only a small and essential subset of CI tests to quickly catch errors. You can run other CI tests on top of those by going to your fastcheck build on Buildkite UI (linked in the PR checks section) and unblock them. If you do not have permission to unblock, ping simon-mo or khluu to add you in our Buildkite org.

Once the PR is approved and ready to go, your PR reviewer(s) can run CI to test the changes comprehensively before merging.

To run CI, PR reviewers can either: Add ready label to the PR or enable auto-merge.

🚀

@bigPYJ1151
Copy link
Member Author

Hi @DarkLight1337 @Isotr0py , would you please help to check this PR? Thanks :)

There are lots of new added code but most are CPU-specific only. The changes on vLLM core components are limited. And both of the fast checks and the CPU test passed.

@DarkLight1337 DarkLight1337 enabled auto-merge (squash) July 1, 2025 04:46
@github-actions github-actions bot added the ready ONLY add when PR is ready to merge/full CI is needed label Jul 1, 2025
@DarkLight1337 DarkLight1337 merged commit 6cc1e7d into vllm-project:main Jul 1, 2025
109 checks passed
CSWYF3634076 pushed a commit to CSWYF3634076/vllm that referenced this pull request Jul 2, 2025
Signed-off-by: jiang1.li <jiang1.li@intel.com>
avigny pushed a commit to avigny/vllm that referenced this pull request Jul 31, 2025
Signed-off-by: jiang1.li <jiang1.li@intel.com>
Signed-off-by: avigny <47987522+avigny@users.noreply.github.com>
jinzhen-lin pushed a commit to jinzhen-lin/vllm that referenced this pull request Aug 9, 2025
Signed-off-by: jiang1.li <jiang1.li@intel.com>
Signed-off-by: Jinzhen Lin <linjinzhen@hotmail.com>
googlercolin pushed a commit to googlercolin/vllm that referenced this pull request Aug 29, 2025
Signed-off-by: jiang1.li <jiang1.li@intel.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
ci/build documentation Improvements or additions to documentation ready ONLY add when PR is ready to merge/full CI is needed
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants