Sequential entries of a long number with offset for the FPGA microarchitecture on system verilog
-
Updated
May 28, 2023 - Verilog
#
microarchitecture
Here are 10 public repositories matching this topic...
-
Updated
Nov 21, 2018 - Verilog
Simple TLB (Translation lookaside buffer) realization on verilog.
architecture verilog tlb microarchitecture cpu-simulation virtual-address translation-lookaside-buffer
-
Updated
Aug 23, 2024 - Verilog
Design of a Processor Microarchitecture Supporting a Chosen Subset of RISC-V ISA Instructions.
-
Updated
Aug 6, 2023 - Verilog
This repository contains the design of RISC-V CPU 5-staged Core
-
Updated
Mar 19, 2025 - Verilog
This is a repository exclusively created for providing open source verilog codes for various processor microarchitectures and various programming language based codes for research purpose
java cpu processor decoder thread multithreading master-slave rtl verilog bcd microarchitecture instruction microprogrammed excess-3 flip-flops graycode hardwired
-
Updated
Sep 2, 2022 - Verilog
Golden Apple Corelet is a compact, in-order RISC-V microarchitecture optimized for embedded systems. Designed with a focus on minimal area, low power consumption, and simplicity, it offers a solid foundation for IoT devices, MCU-class processors, and FPGA soft cores.
-
Updated
May 20, 2025 - Verilog
A Verilog implementation of the LC3 (Little Computer 3) micro-architecture/ISA as described in "Introduction to Computing Systems" by Patt & Patel.
hardware rtl verilog microprocessor computer-architecture instruction-set-architecture microarchitecture
-
Updated
May 25, 2025 - Verilog
Improve this page
Add a description, image, and links to the microarchitecture topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the microarchitecture topic, visit your repo's landing page and select "manage topics."