Source code for various Verilog-based projects and assignments
-
Updated
Nov 8, 2018 - Verilog
Source code for various Verilog-based projects and assignments
EE89H Final Project
Designing Single-Cycle Microprocessor without Interlocked Pipeline Stages (MIPS) using Verilog.
Verilog codes related to digital logic design are available
Basic combinational logic design using Verilog hardware description language (HDL). A step-by-step basic combinational logic design using built-in primitives. Used Vivado 2018.3 as a text editor and simulator.
HDLBit-Pratice. https://hdlbits.01xz.net/wiki/Main_Page
An 8-bit array multiplier is a combinational circuit that multiplies two 8-bit binary numbers using a grid of AND gates for partial product generation and full/half adders for their parallel addition. It offers high-speed operation through simultaneous processing, structured in a regular, hardware-efficient layout.
Tic-Tac-Toe game built in Verilog for hardware implementation. Features modular cell design, automatic player switching, parallel win detection, and game state management. Pure digital logic handling the entire game flow.
Basic tools, methods and procedures to design combinational and sequential digital circuits and systems. Topics include number systems, Boolean algebra, logic minimization, circuit design, memory elements, and finite state machine design.
Add a description, image, and links to the combinational-logic topic page so that developers can more easily learn about it.
To associate your repository with the combinational-logic topic, visit your repo's landing page and select "manage topics."