#

arm-architecture

Here is 1 public repository matching this topic...

niloufarnb / pipelined-arm-verilog

Modular pipelined ARM CPU in Verilog — includes Fetch, Decode, Execute, Memory, and WriteBack stages with testbenches.

verilog-hdl arm-architecture pipline

Updated Jun 13, 2025
Verilog

Improve this page

Add a description, image, and links to the arm-architecture topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the arm-architecture topic, visit your repo's landing page and select "manage topics."