Skip to content

Support atomic CAS on no-std pre-v6 ARM using SWP instruction #27

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Closed
wants to merge 1 commit into from
Closed

Support atomic CAS on no-std pre-v6 ARM using SWP instruction #27

wants to merge 1 commit into from

Conversation

taiki-e
Copy link
Owner

@taiki-e taiki-e commented Aug 8, 2022 •
edited
Loading

@taiki-e taiki-e added the O-arm Target: 32-bit Arm processors (armv6, armv7, thumb...), including 64-bit Arm in AArch32 state label Aug 8, 2022
@taiki-e taiki-e mentioned this pull request Aug 8, 2022
Closed
@taiki-e taiki-e force-pushed the arm-swp-lock branch 6 times, most recently from 3f18c62 to efeaaf8 Compare August 8, 2022 18:29
@taiki-e taiki-e mentioned this pull request Aug 8, 2022
Closed
@taiki-e
Copy link
Owner Author

taiki-e commented Aug 9, 2022

Closing per #26 (comment)

@taiki-e taiki-e closed this Aug 9, 2022
@taiki-e taiki-e deleted the arm-swp-lock branch August 9, 2022 06:43
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
O-arm Target: 32-bit Arm processors (armv6, armv7, thumb...), including 64-bit Arm in AArch32 state
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@taiki-e