Skip to content

fix minor RISC-V incompatibilities #1360

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 7 commits into from
Aug 28, 2025
Merged

fix minor RISC-V incompatibilities #1360

merged 7 commits into from
Aug 28, 2025

Conversation

stnolting
Copy link
Owner

@stnolting stnolting commented Aug 28, 2025 •
edited
Loading

  • reset mstatus.mpp to all-zero (previous privilege mode = user-mode
  • AMO memory exceptions must raise store/AMO exceptions (and not load exceptions)
  • for the HPMs (hardware performance monitors) any atomic read-modify-write operation should be counted as 1 load and 1 store operation

@stnolting stnolting self-assigned this Aug 28, 2025
@stnolting stnolting added risc-v compliance Modification to comply with official RISC-V specs. HW Hardware-related labels Aug 28, 2025
@stnolting stnolting marked this pull request as ready for review August 28, 2025 18:59
@stnolting stnolting merged commit cf4fc7c into main Aug 28, 2025
10 checks passed
@stnolting stnolting deleted the riscv_incomp branch August 28, 2025 19:50
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees

@stnolting stnolting

Labels
HW Hardware-related risc-v compliance Modification to comply with official RISC-V specs.
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@stnolting