On GHDL documentation website it is written

Although synthesis is not supported yet, there is some experimental feature to generate RTL netlists (VHDL or EDIF) from synthesisable code.

How to generate EDIF RTL netlist? By default --synth outputs VHDL format.