Skip to content

Actions: enjoy-digital/litedram

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
26 workflow runs
26 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Reset PHY cmd_latency to 0 for standalone gen on Genesys2 ci #427: Pull request #368 opened by shingarov
August 16, 2025 15:01 Action required shingarov:cmd_latency
shingarov:cmd_latency
August 16, 2025 15:01 Action required
Merge pull request #366 from mmicko/W989D6DBGX6 ci #426: Commit b3aef9f pushed by trabucayre
July 2, 2025 14:19 56m 52s master
master
July 2, 2025 14:19 56m 52s
Added W989D6DBGX6 ci #425: Pull request #366 opened by mmicko
July 2, 2025 10:42 56m 27s mmicko:W989D6DBGX6
mmicko:W989D6DBGX6
July 2, 2025 10:42 56m 27s
setup.py: Bump to 2025.04. ci #424: Commit f2d29e0 pushed by enjoy-digital
May 26, 2025 08:31 59m 3s 2025.04
2025.04
May 26, 2025 08:31 59m 3s
setup.py: Bump to 2025.04. ci #423: Commit f2d29e0 pushed by enjoy-digital
May 26, 2025 08:30 1m 8s master
master
May 26, 2025 08:30 1m 8s
CONTRIBUTORS: Update. ci #422: Commit a8ccf55 pushed by enjoy-digital
May 19, 2025 07:01 57m 44s master
master
May 19, 2025 07:01 57m 44s
Merge pull request #365 from trabucayre/disable_write_leveling_ddr2 ci #421: Commit fbf9172 pushed by enjoy-digital
May 5, 2025 10:05 43m 38s master
master
May 5, 2025 10:05 43m 38s
phy/s7ddrphy.py: disables write_leveling,write_dq_dqs_training,write_latency_calibration when memtype == DDR2 ci #420: Pull request #365 synchronize by trabucayre
May 5, 2025 10:05 44m 54s trabucayre:disable_write_leveling_ddr2
trabucayre:disable_write_leveling_ddr2
May 5, 2025 10:05 44m 54s
phy/s7ddrphy.py: disables write_leveling,write_dq_dqs_training,write_latency_calibration when memtype == DDR2 ci #419: Pull request #365 synchronize by trabucayre
May 5, 2025 09:46 44m 6s trabucayre:disable_write_leveling_ddr2
trabucayre:disable_write_leveling_ddr2
May 5, 2025 09:46 44m 6s
phy/s7ddrphy.py: disables write_leveling,write_dq_dqs_training,write_latency_calibration when memtype == DDR2 ci #418: Pull request #365 opened by trabucayre
May 5, 2025 09:13 44m 32s trabucayre:disable_write_leveling_ddr2
trabucayre:disable_write_leveling_ddr2
May 5, 2025 09:13 44m 32s
Merge pull request #335 from TheZoq2/axi_size_fix ci #417: Commit cdaf4f1 pushed by enjoy-digital
May 5, 2025 09:02 44m 27s master
master
May 5, 2025 09:02 44m 27s
Merge pull request #364 from hansfbaier/master ci #416: Commit 0fa6928 pushed by enjoy-digital
May 5, 2025 08:25 43m 33s master
master
May 5, 2025 08:25 43m 33s
Add K4T1G164QGBCE7 DDR2 SDRAM chip. ci #415: Pull request #364 opened by enjoy-digital
May 5, 2025 08:24 44m 9s hansfbaier:master
hansfbaier:master
May 5, 2025 08:24 44m 9s
Merge pull request #361 from david-sawatzke/patch-1 ci #414: Commit bee35fa pushed by trabucayre
April 28, 2025 13:54 58m 2s master
master
April 28, 2025 13:54 58m 2s
ci.yml: Install GHDL as done in LiteX. ci #413: Commit a1da8cb pushed by enjoy-digital
January 7, 2025 11:00 59m 9s master
master
January 7, 2025 11:00 59m 9s
setup.py: Bump to 2024.12. ci #412: Commit 7cc1e0f pushed by enjoy-digital
January 7, 2025 08:49 17s 2024.12
2024.12
January 7, 2025 08:49 17s
setup.py: Bump to 2024.12. ci #411: Commit 7cc1e0f pushed by enjoy-digital
January 7, 2025 08:31 22s master
master
January 7, 2025 08:31 22s
setup.py: 2024.08 release. ci #409: Commit e96710f pushed by enjoy-digital
September 27, 2024 07:47 43m 49s master
master
September 27, 2024 07:47 43m 49s
ci ci #408: by enjoy-digital
September 27, 2024 07:45 43m 58s 2024.08
2024.08
September 27, 2024 07:45 43m 58s
CONTRIBUTORS: Update. ci #407: Commit 203579f pushed by enjoy-digital
September 20, 2024 10:26 54m 56s master
master
September 20, 2024 10:26 54m 56s
LICENSE: Bump year. ci #406: Commit 780ab78 pushed by enjoy-digital
September 20, 2024 10:24 56m 50s master
master
September 20, 2024 10:24 56m 50s
README.md: Bump year. ci #405: Commit dcca04d pushed by enjoy-digital
September 2, 2024 12:39 40m 38s master
master
September 2, 2024 12:39 40m 38s
core/crossbar: Fix cba_shifts when bank_byte_alignment is not defined. ci #404: Commit 100e6d9 pushed by enjoy-digital
September 2, 2024 12:37 40m 36s master
master
September 2, 2024 12:37 40m 36s
Merge pull request #360 from Dolu1990/master ci #403: Commit f5e80bb pushed by enjoy-digital
August 27, 2024 06:59 41m 11s master
master
August 27, 2024 06:59 41m 11s
frontend/wishbone/LiteDRAMWishbone2Native: Fix assert. ci #402: Commit ee0972c pushed by enjoy-digital
August 23, 2024 19:21 45m 18s master
master
August 23, 2024 19:21 45m 18s