[svsim][chiselsim] Add plusarg support #4796
Merged
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Add the ability to set
$value$plusarg
and$test$plusargs
directly fromChiselSim simulate APIs. These can be specified using the lower level
options to the simulator or via the implicit common/backend-specific
options. However, this new API is the intended way that these should be
set by the user going forward.
Add the ability to pass plusargs to svsim simulations.
Note: there is some ugliness here in that simulation options are passed to functions that are doing "compilation". This is a software architecture problem in svsim as evidenced by backend compilation options including runtime options (for VCS). This all needs to be cleaned up separately.
Release Notes
Add support for Verilog
$value$plusargs
and$test$plusargs
to svsim and ChiselSim.