Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: bytecodealliance/wasmtime
Failed to load repositories. Confirm that selected base ref is valid, then try again.
Loading
base: v0.38.0
Choose a base ref
...
head repository: bytecodealliance/wasmtime
Failed to load repositories. Confirm that selected head ref is valid, then try again.
Loading
compare: v0.38.1
Choose a head ref
  • 4 commits
  • 52 files changed
  • 4 contributors

Commits on Jun 27, 2022

  1. Backport simd fixes to 0.38.0 (#4334) 

    * x64: Fix codegen for the `i8x16.swizzle` instruction (#4318)

This commit fixes a mistake in the `Swizzle` opcode implementation in
the x64 backend of Cranelift. Previously an input register was casted to
a writable register and then modified, which I believe instructions are
not supposed to do. This was discovered as part of my investigation
into #4315.

* x64: Fix codegen for the `select` instruction with v128 (#4317)

This commit fixes a bug in the previous codegen for the `select`
instruction when the operations of the `select` were of the `v128` type.
Previously teh `XmmCmove` instruction only stored an `OperandSize` of 32
or 64 for a 64 or 32-bit move, but this was also used for these 128-bit
types which meant that when used the wrong move instruction was
generated. The fix applied here is to store the whole `Type` being moved
so the 128-bit variant can be selected as well.
    @alexcrichton
    alexcrichton authored Jun 27, 2022
    Configuration menu
    Copy the full SHA
    b3ad5f9 View commit details
    Browse the repository at this point in the history

  2. Upgrade to regalloc2 v0.2.3 to get bugfix from bytecodealliance/regal… 

    …loc2#60. (#4333)

* Upgrade to regalloc2 v0.2.3 to get bugfix from bytecodealliance/regalloc2#60.

* Update RELEASES.md.

* Update two compile tests based on slightly shifting regalloc output.

* Add dividing line in RELEASES.md as per format.
    @cfallin
    cfallin authored Jun 27, 2022
    Configuration menu
    Copy the full SHA
    d421fad View commit details
    Browse the repository at this point in the history

  3. Cherry-pick #4332 to 0.38 branch. (#4336) 

    * Cranelift/x64: fix register allocator metadata for 8-bit divides. (#4332)

`idiv` on x86-64 only reads `rdx`/`edx`/`dx`/`dl` for divides with width
greater than 8 bits; for an 8-bit divide, it reads the whole 16-bit
divisor from `ax`, as our CISC ancestors intended. This PR fixes the
metadata to avoid a regalloc panic (due to undefined `rdx`) in this
case. Does not affect Wasmtime or other Wasm-frontend embedders.

* Update RELEASES.md.
    @cfallin
    cfallin authored Jun 27, 2022
    Configuration menu
    Copy the full SHA
    94fd5b0 View commit details
    Browse the repository at this point in the history

  4. Release Wasmtime 0.38.1 (#4339) 

    * Release Wasmtime 0.38.1

[automatically-tag-and-release-this-commit]

* Update relnotes

Co-authored-by: Wasmtime Publish <wasmtime-publish@users.noreply.github.com>
Co-authored-by: Alex Crichton <alex@alexcrichton.com>
    @wasmtime-publish @alexcrichton
    3 people authored Jun 27, 2022
    Configuration menu
    Copy the full SHA
    9e2adfb View commit details
    Browse the repository at this point in the history
Loading