Skip to content
View WillGreen's full-sized avatar

Sponsors

@kromych
@InternalCakeEngine
@danodus
@xoofx
@mattvenn
@rejunity
@sajattack
@dcnorris
@dvirdc
Private Sponsor
@iamfinky

Highlights

  • Pro

Block or report WillGreen

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@splinedrive
splinedrive splinedrive
M.Sc.CE. , Technical University of Berlin

Berlin, Germany

@controlpaths
Pablo Trujillo controlpaths
FPGA consultant and CEO of controlpaths Engineering

controlpaths. Valencia, Spain

@rob-ng15
Rob S rob-ng15
From Hucknall, Nottingham, England. Holgate & National Schools. University of East Anglia, University of Leeds. Live Whitebridge by Loch Ness in Scotland.

Whitebridge, Scotland, UK

@BrunoLevy
Bruno Levy BrunoLevy
Researcher in computational physics, Scientific director of Inria Quadrant Program, 2018-2022 director of centre Inria Nancy Grand-Est, ERC GOODSHAPE

@inria Saclay, France

@mattvenn
Matt Venn mattvenn
Engineer and Science Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member.

@YosysHQ-GmbH @TinyTapeout Valencia, Spain

@felixrieseberg
Felix Rieseberg felixrieseberg
🙇 ✨🌳

Anthropic San Francisco

@mithro
Tim 'mithro' Ansell mithro
Founder and Leader of @timvideos

@wafer-space Sunnyvale, US

@gatecat
myrtle gatecat
FPGA tool dev • kbitycat • blåhaj fan • she/they • 🏳️‍🌈🏳️‍⚧️🐱🦈🦈🦈

nya~! DE

@blackle
Blackle Morisanchetto blackle
I'm a shark

Suricrasia Online

@pepijndevos
Pepijn de Vos pepijndevos

Loenen, Gelderland, Netherlands

@maceyldn
Andy Mace maceyldn
Senior Broadcast Engineering Manager by Day, M0MUX by Night

Melbourn, UK

@Wren6991
Luke Wren Wren6991
Interests: C, Verilog, Python Dislikes: C, Verilog, Python

Cambridge, UK

@hdl4fpga
Miguel Angel hdl4fpga

Buenos Aires, Argentina

@ultraembedded
ultraembedded
CPU designs, digital HW IP, emulation and embedded system projects

UK

@keleshev
Vladimir Keleshev keleshev
OCaml developer

Copenhagen, Denmark

@jotd666
Jean-François Fabre jotd666
Retrocomputing fan (arcade, amiga, oric), python, 68k assembly, C, C++, java aware

Toulouse, France

@gmarland
Gareth Marland gmarland
I make dotstorming for fun and no profit

WGSN Hastings, UK

@diodesign
Chris Williams diodesign
Personally interested in RISC-V, Zig, open hardware, security, hypervisors, and operating systems.

San Francisco

@robey
Robey Pointer robey
If you're looking for my own projects, they are now hosted on https://code.lag.net

San José, CA

@robinkrens
Robin Krens robinkrens
Your design pattern is my anti-pattern

The Netherlands

@yozlet
Yoz Grahame yozlet
Small bald pink blob @ honeycomb.io. Roving troubleshooter. Only eats kosher planets. Previously: LaunchDarkly, Compa.as, 18F, Linden Lab.

Oakland, California

@mbitsnbites
mbitsnbites
Software and hardware designer. Open-source advocate since the 1990s.

Sweden

@fabianschuiki
Fabian Schuiki fabianschuiki
Senior Staff Hardware Compiler Engineer at SiFive. PhD in Computer Architecture.

SiFive Silicon Valley, California

@pdp7
Drew Fustini pdp7
Linux kernel developer

Portland, OR