Skip to content

qubits with only delays should not be simulated (in ideal) #1299

@ajavadia

Description

@ajavadia

The output of the Qiskit transpiler when a circuit is scheduled is a circuit with a bunch of delay instructions. So when compiling to a large device the circuit will contain delays on idle qubits.

Ideal aer simulator should treat those delays as no-op, and simulate a much smaller circuit.

e.g. qubits 0, 5, 6 should not be simulated in the circuit below.

image

Metadata

Metadata

Assignees

No one assigned

    Labels

    bugSomething isn't working

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions